



EEV-Q702 Block diagram

QSEVEN





Cover Sheet:


- 01.Cover Sheet / Block Diagram
- 02.Power Delivert Map,Reset Map
- 03.Power on squence
- 04.DP_TMDS_SWITCH
- 05.DP Connector
- 06.HDMI Connector
- 07.eDP_LVDS_SWITCH
- 08.eDP Connector
- 09.LVDS Connector
- 10.AUDUIO ALC892
- 11.SATA/SPI/DIO/SD/SPD
- 12.PCIE CLOCK BUFFER / UART
- 13.MINI PCIE Connector
- 14.PCIE SWITCH / PCIe1
- 15.USB 2.0 / 3.0 Switch/+V1P8
- 16.USB 3.0 x1 / USB 2.0 x 4
- 17.USB 2.0 x 2 with RJ45
- 18.Q7 Connector
- 19.ErP / Front Panel
- 20.PWR OK / FAN / LPC
- 21.+V5_DUAL/+V3P3_DUAL/+V1P5
- 22.ATX POWER IN / Discharge
- 23.History




avalue Technology Inc.		Confidential	
Project Name	EEV-Q702	Module Number	<Module no.> ?
Size	A3	Title	Cover Sheet / Block Diagram
Date:	Thursday, June 05, 2014	Sheet	1 of 23



A01
 DP vs HDMI , Pin17 SEL2
 HI , DP OUTPUT.
 LOW, HDMI OUTPUT. (High Priority)



When insert HDMI or DP cable
 switch IC enable.



JDPQVER SELECTION
 DP for Q7 1.2 VS 2.0
 SHORT 1-2 : Q7 2.0 (default)
 SHORT 2-3 : Q7 1.2.

EN	SEL1	SEL2	FUNCTION
L	X	X	Switch Disabled. All Channel Hi-Z.
H	L	L	D0+/D0- to D0+A/D0-A ON. All the other channels Hi-Z.
H	L	H	D0+/D0- to D0+B/D0-B ON. All the other channels Hi-Z.
H	H	L	Channel A Enabled. Channel B Hi-Z.
H	H	H	Channel B Enabled. Channel A Hi-Z.






Use all channel.

avalue Technology Inc. **Confidential**



Project Name: **EEV-Q702** Module Number: **<Module no.>** Rev: **?**

Size: **A3** Title: **DP_TMDSS_SWITCH** Rev: **A1**

Date: **Thursday, June 05, 2014** Sheet: **4** of **23**



A0 -> A01
 Changed to 3.3V level.
 Net name unchange.




A0 -> A01
 Changed to 3.3V level.
 Net name unchange.



Available Confidential

avalue Technology Inc.		Confidential	
Project Name	EEV-Q702	Module Number	<Module no.>
Size	A3	Title	DP Connector
Date:	Thursday, June 05, 2014	Sheet	5 of 23




AUO B140HAN01.1 eDP LCD
 LCD_VDD (3.3V)
 IDD (433mA)
 Inrush Current (1500mA)
 Backlight power (5V~21V)
 Backlight current (333mA / typ:12V)
 LVD_VCC input -> HPD -> AUX -> Link Data -> BKLT 12V input -> BKLT EN



LG LP129QE1 eDP LCD
 LCD_VDD (3.3V)
 IDD (1200mA)
 Inrush Current (2000mA)
 Backlight power (Max 42V)
 Backlight current (464mA / typ:12V)
 LVD_VCC input -> HPD -> AUX -> Link Data -> BKLT 12V input (No enable control)



eDP Connector



VSENS(Reset threshold 0.788V)
 $=V_{in} * R_{dn} / (R_{up} + R_{dn})$
 $=V_{SENS} * (R_{up} + R_{dn}) / R_{dn}$
 $=11V$
 $t_{RP} (ms) = 2.7 * CD (nF) \text{ at } V_{CC} = 3.3V$
 $= -2.7ms$




avalue Technology Inc. **Confidential**


Project Name	EEV-Q702	Module Number	<Module no.>	Rev	?
Size	A3	Title	eDP Connector	Rev	A1
Date:	Thursday, June 05, 2014	Sheet	8	of	23

LVDS


Near conn.

LVDS A0+	R53	100	5%	LVDS A0-
LVDS A1+	R54	100	5%	LVDS A1-
LVDS A2+	R55	100	5%	LVDS A2-
LVDS A3+	R56	100	5%	LVDS A3-
LVDS B0+	R57	100	5%	LVDS B0-
LVDS B1+	R58	100	5%	LVDS B1-
LVDS B2+	R59	100	5%	LVDS B2-
LVDS B3+	R60	100	5%	LVDS B3-
LVDS A_CLK+	R61	100	5%	LVDS A_CLK-
LVDS B_CLK+	R62	100	5%	LVDS B_CLK-







LINE IN




LINE OUT



MIC





Analog
Digital





		Confidential	
Project Name	EEV-Q702	Module Number	<Module no.>
Size	A3	Title	AUDUTO ALC892
Date:	Thursday, June 05, 2014	Sheet	10 of 23


PCIe Clock Buffer



When OE1# = 1
 OE1# = Low active.
 OE6# = Low active.
 SRC_STOP = High active.
 PD = High active.







UART






改用E14S4324300H
 Pin compatible

While the normal PC hardware might well run with just Tx, Rx and Ground connected, most driver software will wait forever for one of the handshaking lines to go to the correct level. Depending on the signal state it might sometimes work, other times it might not. The reliable solution is to loop back the handshake lines if they are not used.







	RA	RB	RC
Mini PCI-E Ver 1.0	O	X	X
Mini PCI-E Ver 1.2	X	O	O



Power Rail	Voltage Tolerance	D0-D2, D3 _{hot} Power ¹		D3 _{cold} Power ^{2,3}	
		Peak (max) mA	Normal (max) mA	Peak (max) mA	Normal (max) mA
3.3Vaux	±9%	2,750	1,100	2,750 (wake enabled)	250 (wake enabled)
+1.5V	±5%	500	375	N/A	N/A



PCIE PORT SWITCH




SEL	Descriptions
L	(X±, Y±) to (X0±, Y0±)
H	(X±, Y±) to (X1±, Y1±)

JPCIESEL Set Table


PCIE_SELA	PCIE PORT	Default
SHORT 1-2	PCIE 1	Default
SHORT 2-3	PCIE 2	
X	X	X

JPCIESEL(1-2)

MINIJUMPER_2_2.00mm



+V1P8 POWER



LDO: VCC3P3 to VCC1P8 - 1.1mA

$$V_{out} = 1.2 [1 + (R_{up}/R_{dn})] = 1.8V$$

When $R_{dn} = 20k$, $V_{out} = 1.8V$

$R_{dn} = 19.1k$, $V_{out} = 1.82V$

R_{dn} recommended value is in the range of 100 to 100k.


Power Delivery

Power Rail	10W slot	25W slot	75W slot
+3.3V ±9%	3A max	3A max	3A max
+12V ±8%	0.5A max	2.1A max	5.5A max
+3.3Vaux ±9%	375mA max	375mA max	375mA max


Capacitive load rules:

- ✓ +12V rail: 300µF @ 10W; 1000µF @ 25W; 2000µF @ 75W
- ✓ +3.3V rail: 1000µF
- ✓ +3.3Vaux rail: 150µF


PCIE X1 SLOT (Max 25W)



Closed to Connector



USB 2.0 / 3.0 Switch








JUSBSEL1 SELECTION
 SHORT1-2: Port 6,7 to B(USB 3.0 , default) or
 SHORT2-3: Port 6,7 to A(USB 2.0)

EN	SEL1	SEL2	FUNCTION
L	X	X	Switch Disabled. All Channel Hi-Z.
H	L	L	D0+/D0- to D0+A/D0-A ON. All the other channels Hi-Z.
H	L	H	D0+/D0- to D0+B/D0-B ON. All the other channels Hi-Z.
H	H	L	Channel A Enabled. Channel B Hi-Z.
H	H	H	Channel B Enabled. Channel A Hi-Z.





avalue Technology Inc. **Confidential**

Project Name	EEV-Q702	Module Number	<Module no.>	Rev	?
Size	A3	Title	USB 2.0 / 3.0 Switch	Rev	A1
Date:	Thursday, June 05, 2014	Sheet	15	of	23


USB 3.0 x 1 / Port 0



USB 2.0 x 2 / Port 4 Port 5







USB Power EN selection




JUSB_PW1 SELECTION
 SHORT 1-2 : It provided standby power to USB.(default)
 SHORT 2-3 : It provided USB power when main power ok.

USB 2.0 x 2 / Port 6 Port 7










a value Technology Inc.		Confidential	
Project Name	EEV-Q702	Module Number	<Module no.>
Size A3	Title	USB 3.0 x1 / USB 2.0 x 4	Rev A1
Date:	Thursday, June 05, 2014	Sheet	16 of 23











$$V_{out} = 1.2 [1 + (R_{up}/R_{dn})]$$

$$= 1.92V$$


When $R_{up} = 6.04k$, $V_{out} = 1.92V$




Avalue Confidential




V5_DEEP OK



VSENS(Reset threshold 0.788V)
 $= V_{in} * R_{dn} / (R_{up} + R_{dn})$
 $= V_{SENS} * (R_{up} + R_{dn}) / R_{dn}$
 $= 3.88V$
 $t_{RP} (ms) = 2.7 * CD (nF) \text{ at } V_{CC} = 3.3V$
 $= \sim 3294ms$




Q7 carrier board POK




VSENS(Reset threshold 0.788V)
 $= V_{in} * R_{dn} / (R_{up} + R_{dn})$
 $= V_{SENS} * (R_{up} + R_{dn}) / R_{dn}$
 $= 4.72V \text{ (When +V5_C rising 94.4\% output HI)}$
 $t_{RP} (ms) = 2.7 * CD (nF) \text{ at } V_{CC} = 3.3V$
 $= \sim 127ms$

CPU Fan



Max 100mA
 Trace width 10mils


LPC Debug port



+V1P5 output


Trace route width 20mils

Trace route width 20mils



minimum load 10mA
 $V_{OUT} = V_{REF} (1 + R2/R1) + IADJ \cdot R2$
 $= 1.25 * [1 + (Rd/Ru)] = +1.502 V$
LDO: VCC3P3 to VCC1P5 - 500mA

+V3P3_DUAL output




Cts (soft start time):
 2200pF=0.84ms
 5600pF=2.14ms

+V3P3_DUAL
 Max 2.75A, Trace width 120mils
 when mini pcie wake enable

+V5_DUAL SWITCH

Option
 Install R291, Q48 , Remove R331 OR
 Install R331, Remove R291, Q48




Max 4.5A (S0),
 Max 3.1A when mini pcie wake up

avalue Technology Inc.		Confidential	
Project Name	EEV-Q702	Module Number	<Module no.>
Size	A3	Title	+V5_DUAL/+V3P3_DUAL/+V1P5
Date:	Thursday, June 05, 2014	Sheet	21 of 23



ATX Power IN

+V5 max 12.5A
 +V12 max 4A
 +V3P3 max 6A
 +V5_DEEP max 3.1A



If 'THRMTRIP#' goes active the system immediately transitions to the S5 State

VCC_DUAL discharge



VCC discharge

